1/4/1
FN- DIALOG(R) File 347: JAPIO|
CZ- (c) 2000 JPO & JAPIO. All rts. reserv.|
TI- CLOCK TAKEOVER DEVICE
PN- 04-096535 -JP 4096535 APD- March 27, 1992 (19920327)
AU- KOSEKI SUMIO
PA- FUJITSU LTD [000522] (A Japanese Company or Corporation), JP (Japan)
AN- 02-214674 -JP 90214674AD- August 14, 1990 (19900814)
IC- -5- H04L-007/00; G06F-005/06
CL- 44.3 (COMMUNICATION -- Telegraphy); 45.1 (INFORMATION PROCESSING -Arithmetic Sequence Units)

SO- Section: E, Section No. 1235, Vol. 16, No. 326, Pg. 51, July 16, 1992 (19920716)

AB- PURPOSE: To prevent missing of a clock takeover data or duplicate reading even against jitter in an input output clock by detecting phase approach and controlling the phase so that a relative phase in a selection changeover timing and a data fetch timing is parted at the detection of phase approach.

CONSTITUTION: A phase of a read timing signal RT is led to a phase of a reference phase output signal NORM and their phases are close to each other by jitter, then a selector 9 selects a lag phase output signal LAG and the signal is given to a read register selection circuit 5 as a read register selection signal RRS. As a result, a switching timing of the read output register selection circuit 5 is set in a direction parted from the phase of the read timing signal RT and even when more or less a write/read timing signal is in existence, no malfunction is caused. When the read timing signal RT is sufficiently parted from the reference phase output signal NORM, the selector 9 selects the reference phase output signal NORM.

```
?logoff
    09nov00 14:40:37 User116074 Session D4441.5
    $2.54     0.232 DialUnits File347
    $1.50     1 Type(s) in Format    4
    $1.50     1 Types
    $4.04     Estimated cost File347
    $0.19     TYMNET
    $4.23     Estimated cost this search
    $16.37     Estimated total session cost     0.711 DialUnits
```

Status: Signed Off. (3 minutes)

⑩日本国特許庁(JP)

① 特許出願公開

@ 公 開 特 許 公 報 (A) 平4-96535

Mint. Cl. 5

識別記号

庁内整理番号

60公開 平成4年(1992)3月27日

H 04 L 7/00 G 06 F 5/06 A 8949-5K Z 8724-5B

審査請求 未請求 請求項の数 3 (全12頁)

る発明の名称

クロツク乗換え装置

②特 顧 平2-214674

20出 願 平2(1990)8月14日

70発明者 小関 約

純 夫

宮城県仙台市一番町2丁目2番13号 富士通東北デイジタ

ル・テクノロジ株式会社内

勿出 願 人 富士通株式会社

神奈川県川崎市中原区上小田中1015番地

四代 理 人 弁理士 小林 隆夫

PTO 2004-0434

S.T.I.C. Translations Branch

明細書

!発明の名称

クロック乗換え装置

12 特許請求の範囲

1. 直列入力データを第1のクロックで直並列変 換する直並列変換器(21)と、

該直並列変換器(21)の出力データが入力される複数の記憶部(22①~22①)と、

該複数の記憶部(22①~22面)の一つを書込み記憶部として選択して該直並列変換器(21)からの出力データを書き込む書込み記憶部選択器(23)と、

接複数の記憶部(22①~22①)の一つを提出し記憶部として選択する読出し記憶部選択器 (24)と、

該競出し記憶都選択器(24)の出力データを 取り込んで第2のクロックで並直列変換する並直 列変換器(25)と、

18 読出し記憶部選択器(24)の選択切換えタ

ı

イミングと該並直列変換器 (25) のデータ取込みタイミングの位相接近を検出し、その検出時に 該位相が離れるように制御を行う制御郎 (26) とを備えてなるクロック乗換え装置。

2. 直列入力データを第1のクロックで直並列変換する直並列変換器(21)と、

鎮直並列変換器(21)の出力データが入力される複数の記憶部(22①~22①)と、

該機数の記憶部(22①~22①)の一つを書込み記憶部として選択して該直並列変換器(21)からの出力データを書き込む書込み記憶部選択器(23)と、

越複数の記憶部(220~22句)の一つを読出し記憶部として選択する読出し記憶部選択器(24)と、

鉄統出し記憶部選択器(24)の出力データを 取り込んで第2のクロックで被値列変換する並直 列変換器(25)と、

接筬出し記憶部選択器 (24) の選択切換えタイミングを決めるそれぞれ異なる位相の複数の読

出し記憶部選択個等を発生する鋏出し記憶部選択個等発生器(27)と、

該提出し記憶部選択器(24)の選択切換えタイミングと該並直別変換器(25)のデータ取込みタイミングの位相の接近を検出する位相検出器(28)と、

該位相の接近が検出された時に該位相が離れるような発生位相を持った読出し記憶部選択信号を選択して該読出し記憶部選択器(24)に与える読出し記憶部選択信号選択器(29)とを備えてなるクロック乗換え装置。

3. 核位相検出器(28)は、核並直列変換器の 取込みタイミングを決める最初の統出しタイミン グ信号によりセットされてそれに続き入力される 統出しタイミング信号の通過を禁止する初期フラ グ回路と、

該初期フラグ回路を介して供給される練出しタイミング信号を該旋出し記憶部選択信号の位相と比較し進み位相での位相接近検出時にセットされる進みフラグ回路と、

3

として選択する競出し記憶部選択器と、この競出し記憶部選択器の出力データを取り込んで第2のクロックで並政列変換する並収列変換器と、上記設出し記憶部選択器の選択切換えタイミングと並び列変換器のデータ取込みタイミングの位相接近を検出し、その検出時にその位相が離れるように制御を行う制御部とを備えてなる。

[産業上の利用分野]

本発明はデータ伝送装置などで用いられるクロック乗換え装置に関する。

クロック乗換え装置は、例えば伝送路上のデータをその伝送路の個号遠度とは異なる個号速度の伝送路のデータへ変換する際に、一方の伝送路クロックに乗り換える処理を行うものである。このクロック乗換えにあたっては、クロック乗換えデータの消失などによりその連続性が掛われないことが必要とされる。

旗初期フラグ回路を介して供給される統出しタイミング信号を該統出し記憶部選択信号と比較し 遅れ位相での位相接近検出時にセットされる遅れ フラグ回路とを含み構成された請求項2記載のクロック乗換え装置。

3 発明の詳細な説明

(概要)

データ伝送装置などで用いられるクロック乗換 え装置に関し、

入出力クロックのジッタに対してもクロック乗換えデータの消失や二度読みが生じることを防止 してクロック乗換えデータの連続性を確保することを目的とし、

直列入力データを第1のクロックで直並列変換する直並列変換器と、直並列変換器の出力データが入力される複数の記憶部と、これら複数の記憶部の一つを書込み記憶部として選択して直並列変換器からの出力データを書き込む書込み記憶部選択器と、上記複数の記憶部の一つを読出し記憶部

4

【従来の技術】

クロック乗換え装置の従来例が第5図に示される。第5図において、1はシフトレジスタからなる直並列変換回路であり、シリアル入力された入力データを、入力データに周期した群込みクロックCLK份により8ピットの並列データに変換して内部レジスタである個レジスタ2および奇レジスタ3に与える。

5はレジスタ2、3のうちの一方を読出し側のレジスタとして選択する読出しレジスタ選択回路4内のフリップフロップ41から出力される反転出力 * Qを読出しレジスタ選択信号RRSとせお込みクロックCしてのの8ピット毎に極性を反転して、読出しレジスタ選択回路5の入力選択を切り換える。

この読出しレジスタ選択回路5で選択された競出しデータは次にシフトレジスタからな数回路6に入力される。この並直列変換回路6に入力される。この並直外の8ピックとしK®がクロック入力の8ピットに、また読出しクロックとしK®の8ピットドに、また読出しクイミング信号RTが入力されたタイミングで読出した

7

(b) に示されるようにレジスタ 2、 3 が交互に書込み側レジスタとなる。したがって直並列変換回路 1 で順次に直並列変換される並列データ# 0、 # 1、 # 2、 # 3、 # 4 … は、 第 6 図(c) と(d) に示されるように、書込みタイミング信号WTのタイミングで偶レジスタ 2、 奇レジスタ 3 に交互に取り込まれる。

ジスタ選択回路 5 からの譲出しデータを取り込み、読出しクロック C L K のによってその読出しデータを順次シリアルデータに変換して出力する。

この従来例装置の動作を第6図を参照して以下に説明する。ここで第6図は従来例装置の各ははま説明するタイムチャートであり、(a)は書込みタイミング信号WT、(b)は書込みレジスタの選択状態、(c)は偶レジスタ2の保持データすなわち出力状態、(e)は読出しタイミング信号RTである。

シリアル入力された入力データは直並列変換回路」で8ピット並列データに変換されてレジスタ2、3にそれぞれ入力される。書込みレジスタ選択回路4は書込みタイミング信号WTが入力される毎に、それを書込みレジスタ選択信号WRS®またはWRS®としてそれぞれ偶レジスタ2または奇レジスタ3に与えており、それにより第6図

8

並 直 列 変換回路 6 では 凍出しレジスタ選択回路 5 か ら 駅 次 に 送 ら れ て く る 並 列 デ ー タ # 0、 # 1、 # 2、 # 3、 # 4 … を 決出し タイミング 個 号 R T の タイミング で 取 り 込み、 これを 読出し クロック C L K ⑦ の 遠度 で 並 直 列 変換 し て シリ ア ル 出力 デ ー タ と し て 送出 する。

(発明が解決しようとする課題)

上述の従来のクロック乗換え装置では、入出力 クロックの位相が近接している時には、その入出 カクロックのジッタ(揺らぎ)に起因して読出し 側のレジスタ選択が不定となり、データの二度読 みや消失が生じる可能性がある。

例えば第6図において、読出しタイミング信号 RT1のタイミングでは読出しレジスタ選択回路 5は偶レジスタ2の読出しデータ#1を選択して おり、したがってこの読出しデータ#1が並直列 変換回路6に取り込まれる。次の読出しタイミン グ信号RT2のタイミングでは読出しレジスタ選 択回路5は奇レジスタ3の読出しデータ#2を選

択しているので、次にはこの読出しデータ#2が 並直列変換回路6に取り込まれる。

ところが、この読出しタイミング信号RT2が ジックにより例えば図中の読出しタイる。このでは図中の読出しタイスの位置に悩らいだものとする。のタイレタイスのでは記しレジンスタフロは記出しアータ#1を選択して説出してクタクロで、が再び設け、ではいる。またこの場合はアークのにはのが生じるのはないで、が明らにはなり、では、では、アーのにはなり、アークのでは、アークのでは、アークの消失が生じる。

このように従来装置は入出力クロックの位相接近時にはそのジッタによりクロック乗換えデータの連続性が摂われる可能性があるという問題点がある。

本発明はこのような問題点に鑑みてなされたも

1 1

24の選択切換えタイミングと並直列変換器25 のデータ取込みタイミングの位相接近を検出し、 その検出時にその位相が離れるように制御を行う 制御郎26とを輸えてなる。

また上記制御郎における位相検出器 2 8 は、並 直列変換器の取込みタイミングを決める説出しタイミング信号によりセットされてそれに続き入力される説出しタイミング信号の通過を禁止する初

のであり、その目的とするところは、入出力クロックのジッタに対してもクロック乗換えデータの消失あるいは二度読みが生じることを防止してクロック乗換えデータの連続性を確保することにある。

(課題を解決するための手段)

第1図は本発明に係る原環説明図である。

本発明に係るクロック乗換え疑麼は、郭1四(A)に示されるように、直列入力データを換って直並列変換する商並列変換器21のクロックで直並列変換はカデータが、複数の記憶部220で20のの一つを移りの出して直接のではいる。以下のでは、100では、100ででは、100では、100ででは、100では、100でで

1 2

期フラグ回路と、この初期フラグ回路を介して供給される譲出しタイミング個号を読出し記憶部選択信号の位相と比較し進み位相での位相接近検出時にセットされる進みフラグ回路と、初期フラグ回路を介して供給される読出しタイミング場号を読出し記憶部選択信号と比較し遅れ位相での位相接近検出時にセットされる遅れフラグ回路とで構成することができる。

(作用)

決出し記憶部選択器 2 4 の選択切換えタイミングと並直列変換器 2 5 のデータ取込みタイミングの位相が接近すると、クロック乗換えデータの消失や二度読みが生じ、その連続性が積われるので、制御部 2 6 によりこの位相接近を検出し、位相接近検出時には上記選択切換えタイミングとデータ取込みタイミングの相対位相を引き離すように制御を行う。

この引き離し手段は、例えば読出し記憶部選択 (供号発生器 2 7 でそれぞれ異なる位相を持った複

特勝平 4-96535(5)

数の決出し記憶部選択信号を発生しておき、位相検出器28で上記選択切換えタイミングとデータ取込みタイミングの位相接近が検出された時に、 決出し記憶部選択信号器29により上記複数の統 出し記憶部選択信号のなかから、選択切換えタイ ミングとデータ取込みタイミングの位相が離れる ような発生位相をもった決出し記憶部選択信号を ・選択し、これを決出し記憶部選択器24に与える ことで実現できる。

また上記位相検出器は、例えば遅れフラグ回路および進みフラグ回路で読出しタイミングを読出し記憶部選択個号と比較し、それにより進み位相または遅れ位相での位相接近を検出し、これら進みフラグ回路および遅れフラグ回路の出力を読出し記憶部選択個号器の選択個号とすることで実現である。

(実施例)

以下、図面を参照しつつ本発明の実施例を説明する。

15

D、NORM、LAGが統出しレジスタ選択信号として出力される。ここでLEADは進み位相出力信号、NORMは基準位相出力信号、LAGは遅れ位相出力信号である。これら出力信号LEAD、NORM、LAGの位相差は入出力クロックのジッタ分を考慮して決められる。

 第2図には本発明の一度総例としてのクロック 乗換え装置が示される。第2図において、第5図 と同じ参照番号が付されたものは同一機能をもっ た回路要素である。すなわち、値並列変換回路 1、個レジスタ2、奇レジスタ3、普込みレジス 夕選択回路4、娩出しレジスタ選択回路5、並底 列変換回路6は同じ構成となっている。

相適点として、実施例のクロック乗換え装置は 決出しレジスタ選択タイミング制御回路10を新たに購えていることである。この制御回路10は 決出しレジスタ選択信号発生回路7、位相検出回路8、セレクタ9を含み構成される。

決出しレジスタ選択信号発生回路7はシフトレジスタで構成されており、番込みレジスタ選択回路4のフリップフロップ41の反転出力 *Q・現代信号RRSとして用いられていたもの)がデータ入入されている。その出力増子Q×、Q×、Q×のは位相がそれぞれ異なる3つの出力信号LEA

16

出力信号 L E A D と N O R M が排他的 O R 回路 8 6 を介してデータ入力され、 A N D 回路 8 4 の出力信号がイネーブル端子 E N に入力される。 各フリップフロップ 8 1 ~ 8 3 のクロック入力としては決出しクロック C L K ① が使われる。

この位相検出回路8は練出しタイミングペ号RTの位相が被出しレジスタ選択個号発生回路77の基準位相出力信号NORMの位相に接近して後近してあかる場合には進みフラグ用フリップフロップ83がセットされない場合にはフリップのロップ82、83は共にセットされないようになっての出まる。そしてこのフリップタ9に選択個号として与えられる。

セレクタ9には統出しレジスタ選択個号発生回路7の3つの出力個号LEAD、NORM、LAGが入力されており、これらのうちの一つを位相

検出回路8からの選択信号に応じて選択して続出 しレジスタ選択信号RRSとして続出しレジスタ 選択回路5に与えるようになっている。

この実施例装置の動作を第3図および第4図を 参照しつつ以下に説明する。ここで第3回は読出 しタイミング信号RTが基準位相出力信号NOR Mに進み位相で接近している場合の制御回路IO の動作を説明するためのタイムチャート、第4図 は説出しタイミング贸易RTが精準位相出力信号 NORMに遅れ位相で接近している場合の制御回 路10の動作を説明するためのタイムチャートで あり、第3図および第4図中の(a)は書込みタ イミング信号WT、(b)は偶レジスタ2の保持 データ、 (c) は奇レジスタ3の保持データ、 (d) は進み位相出力信号LEAD、(e) は基 準位相出力信号NORM、(f)は遅れ位相出力 借号LAG、(g)は読出しタイミング信号R T、 (h) は読出しレジスタ選択信号RRSであ る。

まず、装置に電源投入時、初期フラグ用フリッ

1 9

なり、遅れフラグ用フリップフロップ83はセットされない。このフリップフロップ82、83の出力状態に対してセレクタ9は遅れ位相出力に対してこれを読出しレジスタ選択信号RRRSとしてジスタ選択信号RRRSととしている。この結果、洗出しレジスタ選択回路5の切位をよってまング信号に投口です。したがって書いたののですがあってもは動作は生じない。

プフロップ 8 1 の出力 Q が 論理 " 0 " (すなわち 反 転出力 * Q が 『 1 ") であると、 読出しタイミング信号 R T が A N D 回路 8 4 を介して初期用フリップフロップ 8 1 を " 1 " にセット する。 この 結果、 その 反 転出力 * 2 に で 0 " となり、以降に入力した決出しタイミング信号 R T は A N D 回路 8 4 で 遮断 される。 クイ に の 位 相 検 出 回路 8 は 初めの 読出し タイミング 信号 R T に よって だけ 位 相 検 出を 行っこと に なる。

この被出しタイミング信号RTが基準位相出出の信号NORMに対して進み位相でジッタ分のの範囲内に近接している場合について第3図を参照して説明する。この場合、統出しタイミング信号RTがは進み位相出力信号LEADと基準位相出力信号RTは進みののRMの間にあるから、排他的ORMの間にあるが、1 ** にセットされ、ロフリップフロップ82が **1 ** にセットされ、ロフリップフロップ82が **1 ** にセットされ、

2 0

されない。このフリップフロップ82、83の出力状態に対してセレクタ9は進み位相出力信号LEADを選択してこれを読出しレジスタ選択回路5に読出しレジスタ選択回路5の切換えタイミングは読出しタイミング信号RTの位相から離れる方向に投定される。

なお、読出しタイミング信号RTが基準位相出力信号NORMに対して十分に離れている場合には、排他的OR回路85、86の出力信号は共に"O"となり、したがってフリップフロップ82、83の出力状態に対してセレクタ9は基準位相出力信号NORMを選択する。

このように、上述の実施例装置では、続出しタイミング信号と読出しレジスタ選択信号が常に一定の時間差を持つことになり、読出しクロックと書込みクロックの相対的なジッタを吸収することができる。

本発明の実施にあたっては種々の変形形態が可能である。例えば上述の実施例では値並列変換器

特別平 4-96535(7)

からの出力データを取り込むレジスタを二つとしたが、本発明はこれに限られるものではなく、 それ以上の数とすることができ、例えば三つとした場合には直並列変換器からのデータの読み飛ばしや 二度読みなどを確実に防止できるようになる。

また上述の実施例では決出しレジスタ選択回路 5 の選択切換えタイミングの位相接近時には決定を換回路 6 のレジスク選択回路 5 の週間の位はよりが、本発明はこれに限られるものではなく、・並直列変換回路 6 のデータ取込みタイミング(すなわち決出しタイミング信号 R T)の位相を変えるように構成するものであってもよい。

また上述の実施例では読出しレジスタ選択信号 免生回路では書込みレジスタ選択回路のフリップ フロップ41からの出力信号(したがって書込み タイミング信号WRに同期した信号)に基づいて

2 3

第2回は本発明の一実施例としてのクロック乗換え装置を示すブロック図、

第3図、第4図は実施例装置の動作を説明するためのタイムチャート、

第5 図はクロック乗換え装置の従来例を示すブロック図、および、

第6図は従来例装置の動作を説明するためのタ イムチャートである。

図において、

- 」… 直並列変換回路
- 2… 瓜レジスタ
- 3…奇レジスタ
- 4…番込みレジスタ選択回路
- 5 … 設出しレジスタ選択回路
- 6 … 並直列変換回路
- 7 … 統出しレジスタ選択信号発生回路
- 8 …位相検出回路
- 9…セレクタ
- 10…設出しレジスタ選択タイミング制御回路
- 41、81…JKフリップフロップ

それぞれ位相の気なる三つの統出しレジスタ選択 信号を発生しているが、これに限らず、これら統 出しレジスタ選択信号は普込みタイミング信号W Tとは独立に発生することも可能である。

さらに上述の実施例では、位相検出器8は電源 投入時における最初に入力された統出しタイミング信号RTだげによって位相接近を検出しているが、もちろんこれに限られるものではなく、例えば必要な時あるいは定期的に初期フラグ用フリップでリセットすることで、位相接近の監視を電源投入後も行うことができる。

(発明の効果)

以上に説明したように、本発明によれば、入出 カクロックのジッタに対してもデータの消失ある いは二度読みが生じることを防止してデータの遠 続性を確保することができる。

4 図面の簡単な説明

第1回は本発明に係る原理説明図、

2 4


42、43、84、92~95···AND回路


82、83 ··· Dフリップフロップ

85、86…排他的OR回路

特許出顯人 寓 士 通 株 式 会 社出關代理人 弁理士 小 林 隣 夫








本発明に係る原理説明図

第1図





---257---

(a)	書込みタイミング信号W7 4局 レジスタ	
(b)		
(c)	奇 レジスタ	
(0)	LEAD	
(e)	NORM LAG	
•••	旅出しタイミング信号R1	r n
(g)	祝広し74ミング16で ハ	·
(h)	説出しレジスタ 選択信号RRS	(奇) (偶)
実施例被置のタイムチャート (進み位相畴)		
第3図		
	213	
(a)	書込みタイミング信号 W	
(a) (b)		
(b)	書込みタイミング信号 W	
(b)	書込みタイミング信号 W 個 レジスタ	
(b) (c) (d) (e)	書込みタイミグ信号W 偶 レジスタ 奇 レジスタ LEAD NORM	
(b) (c) (d)	書込みタイミング信号W 偶 レジスタ 奇 レジスタ LEAD	
(b) (c) (d) (e)	書込みタイミング信号 Wi 個 レジスタ 奇 レジスタ LEAD NORM LAG 続出しタイミング信号 Ri	
(b) (c) (d) (e) (f)	書込みタバング信号 Wi 偶 レジスタ 奇 レジスタ LEAD NORM LAG	

--258--

第 4 図





従来例装置の タイムチャート

第 6 図

PTO 04-0434

Japanese Patent

Document No. H04-96535

CLOCK INTERCHANGING DEVICE

[Kurokku Norikae Sochi]
Sumio Ozeki

UNITED STATES PATENT AND TRADEMARK OFFICE
Washington, D.C. November 2003

Translated by: Schreiber Translations, Inc.

Country : Japan

Document No. : H04-96535

Document Type : Kokai

Language : Japanese

Inventor : Sumio Ozeki

Applicant : Fujitsu, Ltd.

<u>IPC</u> : H 04 L 7/00

G 06 F 5/06

Application Date : August 14, 1990

Publication Date : March 27, 1992

Foreign Language Title : Kurokku Norikae Sochi

English Title : CLOCK INTERCHANGING DEVICE

Specification

1. Title of the invention

Clock interchanging device

2. Patent Claims

1. A clock interchanging device constituted to possess

The serial-parallel converter (21), which executes the serial-parallel conversion of serial input data in compliance with a first clock,

The multiple memory units $[(22)-<1> \sim (22)-<n>]$, into which output data of said serial-parallel converter (21) are scheduled to be inputted,

The encoding memory unit selector (23), which selects, as an encoding memory unit, one of said multiple memory units [(22)-<1> (22)-<n>] and then encodes the output data of said serial-parallel converter (21) into the same,

The decoding memory unit selector (24), which selects, as a decoding memory unit, one of said multiple memory units [(22)-<1> (22)-<n>],

The parallel-serial converter (25), which takes in the output data of said decoding memory unit selector (24) and then executes the parallel-serial conversion of serial input data in compliance with a second clock, and

¹ Numbers in the margin indicate pagination in the foreign text.

The control unit (26), which detects the mutual phase contiguity of the selection switch timing of said decoding memory unit selector (24) and the data intake timing of said parallel-serial converter (25) and then executes a control routine in such a way that their respective phases will become mutually apart at the time of said detection.

2. A clock interchanging device constituted to possess

The serial-parallel converter (21), which executes the serial-parallel conversion of serial input data in compliance with a first clock,

The multiple memory units $[(22)-<1> \sim (22)-<n>]$, into which output data of said serial-parallel converter (21) are scheduled to be inputted,

The encoding memory unit selector (23), which selects, as an encoding memory unit, one of said multiple memory units [(22)-<1> (22)-<n>] and then encodes the output data of said serial-parallel converter (21) into the same,

The decoding memory unit selector (24), which selects, as a decoding memory unit, one of said multiple memory units [(22)-<1> (22)-<n>],

The parallel-serial converter (25), which takes in the output data of said decoding memory unit selector (24) and then executes the parallel-serial conversion of serial input data in compliance with a second clock, and

The decoding memory unit selection signal generator (27), which generates multiple decoding memory unit selection signals of

mutually different phases that determine the selection switch timings of said decoding memory unit selector (24), $\frac{2}{2}$

The phase detector (28), which detects the mutual phase contiguity of the selection switch timing of said decoding memory unit selector (24) and the data intake timing of said parallel-serial converter (25), and

The decoding memory unit selection signal selector (29), which selects a decoding memory unit selection signal endowed with a concomitantly generated phase that entails, upon the detection of the mutual contiguity of the respective phases, the decontiguation of said phases and then feeds the selected signal into said decoding memory unit selector (24).

3. A clock interchanging device specified in Claim 2 wherein said phase detector (28) is constituted to include

An initial flag circuit which becomes set by the initial decoding timing signal that determines the intake timing of said parallel-serial converter and then prohibits the transmission of the subsequently inputted decoding timing signal,

A forward flag circuit which compares [the phase of] the decoding timing signal fed via said initial flag circuit with the phase of said decoding memory unit selection signal and which becomes set at the time of the detection of their mutual phase contiguity under the pervasion of forward phases, and

A backward flag circuit which compares [the phase of] the decoding timing signal fed via said initial flag circuit with the phase of said decoding memory unit selection signal and which

becomes set at the time of the detection of their mutual phase contiguity under the pervasion of backward phases.

3. Detailed explanation of the invention

(Summary)

The present invention concerns a clock interchanging device used for a data transmission device, etc., whereas

Its objective is to secure the continuity of clock interchanging data by preventing the losses or redundant decoding of clock interchanging data even under the pervasion of input and output clock jitters, whereas

It is constituted to possess a serial-parallel converter which executes the serial-parallel conversion of serial input data in compliance with a first clock, multiple memory units into which output data of said serial-parallel converter are scheduled to be inputted, a encoding memory unit selector which selects, as an encoding memory unit, one of said multiple memory units and then encodes the output data of said serial-parallel converter into the same, a decoding memory unit selector which selects, as a decoding memory unit, one of said multiple memory units, a parallel-serial converter which takes in the output data of said decoding memory unit selector and then executes the parallel-serial conversion of serial input data in compliance with a second clock, and a control unit which detects the mutual phase contiguity of the selection switch timing of said decoding memory unit selector and the data

intake timing of said parallel-serial converter and then executes a control routine in such a way that their respective phases will become mutually apart at the time of said detection.

(Industrial application fields)

The present invention concerns a clock interchanging device used for a data transmission device, etc.

A clock interchanging device may, for example, be designed, in a case where data of a transmission path are converted into data of a transmission path the signal rate of which differs from the signal rate of said transmission path, to interchange the first transmission path clock with the second transmission path clock. During this clock interchanging routine, it is necessary not to adversely affect the continuity of the clock interchanging data due to data losses, etc.

(Prior art)

An example of the clock interchanging devices of the prior art is shown in Figure 5. In Figure 5, (1) is a serial-parallel conversion circuit which consists of a shift register, whereas input data which have been serially inputted are converted into 8-bit parallel data in compliance with the encoding clock CLK <w> and then fed into the even-numbered register (2) and the odd-numbered register (3), which serve as internal registers.

(4) is an encoding register selection circuit which selects an encoding register from between the registers (2) and (3), and

it is constituted by the JK flip-flop (41) and the AND circuits (42) & (43), whereas the encoding timing signal WT is inputted into it. This encoding timing signal WT is generated at a frequency of once every 8 bits with regard to the encoding clock CLK <w>. Whenever the encoding timing signal WT becomes inputted into this encoding register selection circuit (4), the output state of the JK flip-flop (41) becomes permutated, as a result of which the AND circuits (42) and (43) become alternately opened, whereas the action of the encoding timing signal WT is invoked in such a way that the encoding register selection signals WRS <e> and <o> will respectively become fed into the even-numbered register (2) and the odd-numbered register /3 via these AND circuits (42) and (43), as a result of which encoding enable states become alternately achieved by the even-

either of the registers (2) and (3) as a decoding register, whereas the permutation output *Q outputted from the flip-flop (41) within the encoding register selection circuit (4) is decoded and designated as the decoding register selection signal RRS. The polarities of this decoding register selection signal RRS are permutated at every 8 bits of the encoding clock CLK <w> for permutating the input selection of the decoding register selection circuit (5).

numbered register (2) and the odd-numbered register (3).

The decoding data selected by said decoding register selection circuit (5) are then inputted into the parallel-serial

conversion circuit (6), which is constituted by a shift register. The decoding clock CLK <r> is inputted into the clock input terminal of this parallel-serial conversion circuit (6), whereas the decoding timing signal RT, which becomes generated at every 8 bits of the decoding clock CLK <r>, is inputted into the load input terminal of the same, whereas decoding data are taken in from the decoding register selection circuit (5) at the timing where the decoding timing signal RT has become inputted, whereas said decoding data are sequentially converted into serial data in compliance with said decoding clock CLK <r> and then outputted.

The action of the device of this example of the prior art will be explained below with reference to Figure 6. Figure 6 hereby represents a time chart provided for explaining the states of the respective units of the device of the example of the prior art, where the notations denote the following: (a): Encoding timing signal WT; (b): Selection state of the encoding register; (c): Retention data, namely output state, of the even-numbered register (2); (d): Retention data, namely output state, of the odd-numbered register (3); (e): Decoding register selection signal RS; (f): Decoding timing signal RT.

Input data which have become serially inputted are converted into 8-bit parallel data by the serial-parallel conversion circuit (1) and then inputted into the registers (2) and (3). The encoding register selection circuit (4) feeds, whenever the encoding timing signal WT has become inputted, the encoding register selection signal WRS <e> or <o> into the even-numbered

register (2) or odd-numbered register (3), as a result of which the registers (2) and (3) alternately come to serve as an encoding register, as Figure 6 (b) shows. The parallel data #0, #1, #2, #3, #4, ... obtained sequentially as a result of the serial-parallel conversion of the serial-parallel conversion circuit (1) therefore become taken alternately into the even-numbered register (2) and the odd-numbered register (3) at the timing of the encoding timing signal WT, as Figures 6 (c) and (d) show.

Either of the retention data of these registers (2) and (3) are alternately selected by the decoding register selection circuit (5) and then fed into the parallel-serial conversion circuit (6). The decoding register selection signal RRS fed into the decoding register selection circuit (5) is permutated, as Figure 6 (e) shows, in such a way that the even-numbered register (2) and the odd-numbered register (3) will become alternately selected as a decoding register, and therefore, the original order of the decoding data fed into the parallel-serial conversion circuit (6) can be preserved, as parallel data #0, #1, #2, #3, ... indicate. Said decoding register selection signal RRS is the permutation output *Q of the flip-flop (41), and therefore, it is a match routput at the encoding timing signal wr.

The parallel-serial conversion circuit (6) takes in the parallel data #0, #1, #2, #3, #4, ... transmitted sequentially from the decoding register selection circuit (5) at the timing of the decoding timing signal RT, and after they have been subjected

to a parallel-serial conversion at a rate specific to the decoding clock CLK <r>, they are transmitted as serial output data.

(Problems to be solved by the invention)

In a case where the respective phases of the input and output clocks are mutually contiguous with regard to the aforementioned clock interchanging device of the prior art, the register selection on the decoding side becomes unstable due to the jitters (wavering) of said input and output clocks, due to which the losses and/or redundant decoding of clock interchanging data become likely.

At the generation timing of the decoding timing signal RT1 in Figure 6, for example, the decoding register selection circuit (5) selects the decoding data #1 of the even-numbered register (2), and therefore, said decoding data #1 become taken into the parallel-serial conversion circuit (6). At the generation timing of the next decoding timing signal RT2, the decoding register selection circuit (5) selects the decoding data #2 of the odd-numbered register (3), and therefore, said $\frac{4}{4}$ decoding data #2 subsequently become taken into the parallel-serial conversion circuit (6).

Said decoding timing signal RT2 may, for example, be assumed to have come to waver toward the position of the decoding timing signal *RT2 in the figure due to jitters. In this case, a state where the decoding data #1 of the even-numbered register (2) have been selected by the decoding register selection circuit (5)

persists at the timing of said decoding timing signal *RT2, and therefore, said decoding data #1 become taken, once again, into the parallel-serial conversion circuit (6), as a result of which the data become redundantly decoded. In a case where the next decoding timing signal RT3 is hereby assumed to become returned to the original position, furthermore, the decoding data #2 of the odd-numbered register (3) cannot be taken into the parallel-serial conversion circuit (6), due to which the data become lost.

Thus, the device of the prior art is problematic in that the continuity of the clock interchanging data is likely to become compromised due to jitters in a case where the respective phases of input and output clocks are mutually contiguous.

The objective of the present invention, which has been conceived in acknowledgment of these problems, is to secure the continuity of clock interchanging data by preventing the losses or redundant decoding of clock interchanging data even under the pervasion of input and output clock jitters.

(Mechanism for solving the problems)

Figure 1 is a demonstrational diagram pertaining to the principle of the present invention.

The clock interchanging device of the present invention is constituted, as Figure (A) shows, to possess the serial-parallel converter (21), which executes the serial-parallel conversion of serial input data in compliance with a first clock, the multiple memory units $[(22)-<1> \sim (22)-<n>]$, into which output data of said serial-parallel converter (21) are scheduled to be inputted, the

encoding memory unit selector (23), which selects, as an encoding memory unit, one of said multiple memory units [(22)-<1> ~ (22)-<n>] and then encodes the output data of said serial-parallel converter (21) into the same, the decoding memory unit selector (24), which selects, as a decoding memory unit, one of said multiple memory units [(22)-<1> ~ (22)-<n>], the parallel-serial converter (25), which takes in the output data of said decoding memory unit selector (24) and then executes the parallel-serial conversion of serial input data in compliance with a second clock, and the control unit (26), which detects the mutual phase contiguity of the selection switch timing of said decoding memory unit selector (24) and the data intake timing of said parallel-serial converter (25) and then executes a control routine in such a way that their respective phases will become mutually apart at the time of said detection.

unit (26) of the aforementioned The control interchanging device may, as Figure 1 (B) shows, be constituted by the decoding memory unit selection signal generator (27), which generates multiple decoding memory unit selection signals of mutually different phases that determine the selection switch timings of said decoding memory unit selector (24), the phase detector (28), which detects the mutual phase contiguity of the selection switch timing of said decoding memory unit selector (24) and the data intake timing of said parallel-serial converter (25), and the decoding memory unit selection signal selector (29), which selects a decoding memory unit selection signal endowed with a concomitantly generated phase that entails, upon the detection of the mutual contiguity of the respective phases, the decontiguation of said phases and then feeds the selected signal into said decoding memory unit selector (24).

The phase detector (28) of the aforementioned control unit may, furthermore, be constituted by an initial flag circuit which becomes set by the initial decoding timing signal that determines the intake timing of said parallel-serial converter and then prohibits the transmission of the subsequently inputted decoding timing signal, a forward flag circuit which compares [the phase of] the decoding timing signal fed via said initial flag circuit with the phase of said decoding memory unit selection signal and which becomes set at the time of the detection of their mutual phase contiguity under the pervasion of forward phases, and a backward flag circuit which compares [the phase of] the decoding timing signal fed via said initial flag circuit with the phase of said decoding memory unit selection signal and which becomes set at the time of the detection of their mutual phase contiguity under the pervasion of backward phases.

(Functions)

In a case where the respective phases of the selection switch timing of the decoding memory unit selector (24) and the selection switch timing of the parallel-serial converter (25) become mutually contiguous, the continuity of the clock interchanging data becomes compromised due to the losses or redundant decoding

of said data, and therefore, the control unit (26) is designed to detect said phase contiguity and to shift the respective phases of the aforementioned selection switch timing and data intake timing apart from one another at the time of the detection of the phase contiguity.

Such a decontiguation mechanism may, for example, be realized by generating multiple decoding memory unit selection signals endowed with mutually different phases from the decoding memory unit selection signal generator (27), by designating the decoding /5 memory unit selection signal selector (29) to select, upon the detection the contiguity of the respective phases of the aforementioned selection switch timing and data intake timing by the phase detector (28), a decoding memory unit selection signal which entails the decontiguation of the respective phases of the selection switch timing and data intake timing from among the aforementioned multiple decoding memory unit selection signals, and by feeding the selected signal into the decoding memory unit selector (24).

Moreover, the aforementioned phase detector may, for example, be realized by designating the backward flag circuit and forward flag circuit to decode the decoding timing and then compare it with the decoding memory unit selection signal, by thus detecting the phase contiguity under the pervasion of forward phases or backward phases, and by decoding the respective outputs of said forward flag circuit and backward flag circuit and designating the

same as selection signals for the decoding memory unit selection signal device [sic].

(Application examples)

In the following, application examples of the present invention will be explained with reference to figures.

Figure 2 shows the clock interchanging device of an application example of the present invention. In Figure 2, circuit elements to which reference Nos. identical to those in Figure 5 are assigned are endowed with identical functions. In other words, the serial-parallel conversion circuit (1), the even-numbered register (2), the odd-numbered register (3), the encoding register selection circuit (4), the decoding register selection circuit (5), and the parallel-serial conversion circuit (6) are characterized by respectively identical constitutions.

A difference lies in the fact that the clock interchanging device of this application example is additionally equipped with the register selection timing control circuit (10). This control circuit (10) is constituted to include the decoding register selection signal generation circuit (7), the phase detection circuit (8), and the selector (9).

The decoding register selection signal generation circuit (7) is constituted by a shift register, and the permutation output *Q of the flip-flop (41) of the encoding register selection circuit (4) (namely the decoding register selection signal RRS used for the device of the prior art) is inputted into it as data.

Moreover, the decoding clock CLK <r> is inputted into it as a clock. Three output signals LEAD, NORM, and LAG with mutually different phases are outputted, as decoding register selection signals, from its output terminals Q_A , Q_B , and Q_C , respectively. In the above, LEAD, NORM, and LAG signify a forward phase output signal, a normal phase output signal, and a backward phase output signal, respectively. The phase differentials among these output signals are determined in consideration of the jitter magnitudes of the input and output clocks.

The selector (9) is constituted to include the JK flip-flop (81), the D flip-flops (82) and (83), the AND circuit (84), and the mutually exclusive OR circuits (85) and (86). The flip-flop (81), the flip-flop (82), and the flip-flop (83) are used respectively for an initial flag, a forward flag, and a backward flag. The flip-flop (81) for the initial flag inputs the decoding timing signal RT and its own permutation output *Q into the J input terminal via the AND circuit (84), whereas its K input The output signals NORM and terminal is grounded. furthermore, are inputted, as data, into the flip-flop (82) for the forward flag via the mutually exclusive OR circuit (85), whereas the output signal of the AND circuit (84) is inputted into the enable terminal (EN). The output signals LEAD and NORM, furthermore, are inputted, as data, into the flip-flop (83) for the backward flag via the mutually exclusive OR circuit (86), whereas the output signal of the AND circuit (84) is inputted into

the enable terminal (EN). The decoding clock CLK $\langle r \rangle$ is used as the clock input of each of the flip-flops (81) \sim (83).

Said phase detection circuit (8) is a circuit which detects whether or not the phase of the decoding timing signal RT is contiguous to the phase of the standard phase output signal NORM of the decoding register selection signal generation circuit (7), and in a case where their contiguity in the forward phase is ascertained, the flip-flop (82) for the forward flag is set, whereas in a case where their contiguity in the backward phase is ascertained, the flip-flop (83) for the backward flag is set, whereas in a case where their non-contiguity is ascertained, neither the flip-flop (82) nor (83) is set. The respective output signals Q of said flip-flops (82) and (83), furthermore, are fed, as selection signals, into the selector (9) orchestrated at the subsequent step.

Three output signals, namely LEAD, NORM, and LAG, of the decoding register selection signal generation circuit (7) are inputted into the selector (9), whereas one of them is designed to be selected in accordance with the selection signal obtained from the phase detection circuit (8) and $\frac{6}{6}$ then fed, as the decoding register selection signal RRS, into the decoding register selection circuit (5).

In the following, the actions of the device of this application example will be explained with reference to Figures 3 and 4. Figure 3 hereby represents a time chart provided for explaining the actions of the register selection timing control

circuit (10) of a case where the respective forward phases of the decoding timing signal RT and the standard phase output signal NORM are mutually contiguous, whereas Figure 4 represents a time chart provided for explaining the actions of the register selection timing control circuit (10) of a case where the respective backward phases of the decoding timing signal RT and the standard phase output signal NORM are mutually contiguous, whereas in Figures 3 and 4, the notations denote the following:

(a): Encoding timing signal WT; (b): Retention data of the even-numbered register (2); (c): Retention data of the odd-numbered register (3); (d): Forward phase output signal LEAD; (e): Standard phase output signal NORM; (f): Backward phase output signal LAG; (g): Decoding timing signal RT; (h): Decoding register selection signal RRS.

First, in a case where the output Q of the flip-flop (81) for the initial flag coincides with the logic "0" (i.e., case where the permutation output *Q is "1") at a stage where the electric power source of the device has become turned ON, the decoding timing signal RT becomes inputted, via the AND circuit (84), into the J terminal of the flip-flop (81) for the initial flag, as a result of which the flip-flop (81) for the initial flag becomes set at "1." As a result, the permutation output *Q of the same becomes "0," and the subsequently inputted decoding timing signal RT becomes blocked by the AND circuit (84). The phase detection of this phase detection circuit (8) is therefore based solely on the initial decoding timing signal RT.

A case where this decoding timing signal RT is contiguous to the standard phase output signal NORM within a range of the jitter magnitude under the pervasion of a forward phase will be explained with reference to Figure 3. In this case, the decoding timing signal RT abides between the forward phase output signal LEAD and the standard phase output signal NORM, and therefore, "1" prevails as the output signal of the mutually exclusive OR circuit (85), due to which the flip-flop (82) for the forward flag becomes set at "1," whereas "0" prevails as the output signal of the mutually exclusive OR circuit (86), and the flip-flop (83) for the backward flag remains unset. The selector (9) selects the backward phase output signal LAG in relation to the respective output states of the flip-flops (82) and (83) and then feeds it, as the decoding decoding into the register selection signal RRS, selection circuit (5). As a result, the switch timing of the decoding register selection circuit (5) becomes designated along a direction away from the phase of the decoding timing signal RT, and therefore, no action errors are incurred even if some jitters are present in the encoding and/or decoding timing signals.

Next, a case where this decoding timing signal RT is contiguous to the standard phase output signal NORM within a range of the jitter magnitude under the pervasion of a backward phase will be explained with reference to Figure 4. In this case, the decoding timing signal RT abides between the standard phase output signal NORM and the backward phase output signal LAG, due to which "1" prevails as the output signal of the mutually exclusive OR

circuit (86), and the flip-flop (83) for the backward flag becomes set at "1," whereas "0" prevails as the output signal of the mutually exclusive OR circuit (85), whereas the flip-flop (82) for the forward flag remains unset. The selector (9) selects the forward phase output signal LEAD in relation to the respective output states of the flip-flops (82) and (83) and then feeds it, as a decoding register selection signal, into the decoding register selection circuit (5). As a result, the switch timing of the decoding register selection circuit (5) becomes designated along a direction away from the phase of the decoding timing signal RT.

Incidentally, in a case where the decoding timing signal RT is sufficiently away from the standard phase output signal NORM, the respective output signals of the mutually exclusive OR circuits (85) and (86) both become "0," and therefore, the selector (9) selects the standard phase output signal NORM in relation to the respective output states of the flip-flops (82) and (83).

Thus, as far as the device of the aforementioned application example is concerned, a constant time differential is perpetually secured between the decoding timing signal and the decoding register selection signal, based on which relative jitters between the decoding clock and encoding clock can be absorbed.

Various modified embodiments are conceivable in the context of implementing the present invention. In the aforementioned application example, for example, two registers are orchestrated

for taking in output data from the serial-parallel converter, although the present invention is not $\frac{7}{2}$ limited to such an embodiment, and a larger number may be designated; in a case where the number is designated at three, for example, data decoding skips and redundant decoding of the serial-parallel converter can assuredly be prevented.

aforementioned application example is As far as the selection switch timing furthermore, the concerned, decoding register selection circuit (5) is designed to be changed by the decoding register selection timing control circuit (10) in a case where the respective phases of the selection switch timing of the decoding register selection circuit (5) and the data intake timing of the parallel-serial conversion circuit (6) are mutually contiguous, although the present invention is not limited to such an embodiment, and it is also possible to change the phase of the data intake timing of the parallel-serial conversion circuit (6) [i.e., decoding timing signal RT].

As far as the aforementioned application example is concerned, furthermore, the decoding register selection signal generation circuit (7) is designed to generate three decoding register selection signals with mutually different phases based on the output signal of the flip-flop (41) of the encoding register selection circuit (accordingly signals synchronized with the encoding timing signal WR), although such an embodiment is not binding, and it is also conceivable for these decoding register

selection signals to be generated independently of the encoding timing signal WT.

As far as the aforementioned application example is concerned, furthermore, the phase contiguity is detected by the phase detection circuit (8) based solely on the decoding timing signal RT initially inputted at a stage where the electric power source has become turned ON, but it goes without saying that such an embodiment is not binding, and it is also possible to monitor the phase contiguity whenever necessary or even long after the electric power source has become turned ON by periodically resetting the flip-flop for the initial flag.

(Effects of the invention)

As the foregoing explanations have demonstrated, as far as the present invention is concerned, the continuity of clock interchanging data can be secured by preventing the losses or redundant decoding of clock interchanging data even under the pervasion of input and output clock jitters.

4. Brief explanation of the figures

Figure 1 is a demonstrational diagram pertaining to the principle of the present invention, whereas

Figure 2 is a block diagram which shows the clock interchanging device of an application example of the present invention, whereas

Figures 3 and 4 are time charts provided for explaining the actions of the device of [another] application example, whereas

Figure 5 is a block diagram which shows an example of clock interchanging devices of the prior art, whereas

Figure 6 is a time chart provided for explaining the actions of the device of the prior art.

In the figures, the notations denote the following:


- (1): Serial-parallel conversion circuit;
- (2): Even-numbered register;
- (3): Odd-numbered register;
- (4): Encoding register selection circuit;
- (5): Decoding register selection circuit;
- (6): Parallel-serial conversion circuit;
- (7): Decoding register selection signal generation circuit;
- (8): Phase detection circuit;
- (9): Selector;
- (10): Register selection timing control circuit;
- (41) and (81): JK flip-flops;
- (42), (43), (84), and (92) ~ (95): AND circuits;
- (82) and (83): D flip-flops;
- (85) and (86): Mutually exclusive OR circuits.


Patent Applicant: Fujitsu, Ltd.

Applicant's agent: Takao Kobayashi, patent attorney

Figure 1

<u>/8</u>






0 本 終 明 に 係 る 原 理 説 明 図第 1 図


[(0): Demonstrational diagram pertaining to the principle of the present invention; (i): First clock; (ii): Second clock; (iii): Data intake timing; (iv): Selection switch timing; (v): Decoding memory unit selection signal; (21): Serial-parallel converter; (22)-<1> and (22)-<n>: Memory units; (23): Encoding memory unit selector; (24): Decoding memory unit selector; (25): Parallel-serial converter; (26): Control unit; (27): Decoding memory unit selection signal generator; (28): Phase detector; (29): Decoding memory unit selection signal selector]

Figure 2

/<u>9</u>



[(0): Application example of the present invention; (i): Input data; (ii): Encoding timing signal WT; (iii): Encoding clock CLK <w>; (iv): Decoding timing signal RT; (v): Decoding clock CLK <r>; (vi): Decoding register selection signal RRS; (vii): Output data; conversion circuit; (2): Even-numbered Serial-parallel (1):(3): Odd-numbered register; (4): Encoding register selection circuit; (5): Decoding register selection circuit; (6): Parallel-serial conversion circuit; Decoding (7): selection signal generation circuit; (8): Phase detection circuit; (9): Selector; (10): Register selection timing control circuit]




__

第3図

[(0): Time chart for the device of the application example (under the pervasion of forward phases); (a): Encoding timing signal WT; (b): Even-numbered register; (c): Odd-numbered register; (g): Decoding timing signal RT; (h): Decoding register selection signal RRS; (i): Odd-numbered; (j): Even-numbered]

Figure 4




○ 実施例設置のタイムチャート (遅れ位相略)

第 4 図


[(0): Time chart for the device of the application example (under the pervasion of backward phases); (a): Encoding timing signal WT; (b): Even-numbered register; (c): Odd-numbered register; (g): 27 Decoding timing signal RT; (h): Decoding register selection signal RRS; (i): Even-numbered]

Figure 5

/<u>11</u>



[(0): Example of the prior art; (i): Input data; (ii): Encoding timing signal WT; (iii): Encoding clock CLK <w>; (iv): Decoding register selection signal RRS; (v): Decoding timing signal RT; (vi): Decoding clock CLK <r>; (vii): Output data; (1): Serial-parallel conversion circuit; (2): Even-numbered register; (3): Odd-numbered register; (4): Encoding register selection circuit; (5): Decoding register selection circuit; (6): Parallel-serial conversion circuit]



0 従来例装置の タイムチャート

第 6 図

[(0): Time chart for the device of the prior art; (a): Encoding timing signal WT; (b): Encoding register selection; (c): Even-numbered register; (d): Odd-numbered register; (e): Decoding register selection signal RRS; (f): Decoding timing signal RT; (g): Odd-numbered; (h): Even-numbered]